linuxOS_D21X/source/linux-5.10/drivers/mtd/nand/spi/zbit.c
2025-08-14 15:17:16 +08:00

123 lines
3.0 KiB
C

// SPDX-License-Identifier: GPL-2.0
/*
* Copyright (c) 2023-2025 ArtInChip
*
*/
#include <linux/device.h>
#include <linux/kernel.h>
#include <linux/mtd/spinand.h>
#define SPINAND_MFR_ZBIT 0x5E
static SPINAND_OP_VARIANTS(read_cache_variants,
SPINAND_PAGE_READ_FROM_CACHE_X4_OP(0, 1, NULL, 0),
SPINAND_PAGE_READ_FROM_CACHE_X2_OP(0, 1, NULL, 0),
SPINAND_PAGE_READ_FROM_CACHE_OP(true, 0, 1, NULL, 0),
SPINAND_PAGE_READ_FROM_CACHE_OP(false, 0, 1, NULL, 0));
static SPINAND_OP_VARIANTS(write_cache_variants,
SPINAND_PROG_LOAD_X4(true, 0, NULL, 0),
SPINAND_PROG_LOAD(true, 0, NULL, 0));
static SPINAND_OP_VARIANTS(update_cache_variants,
SPINAND_PROG_LOAD_X4(false, 0, NULL, 0),
SPINAND_PROG_LOAD(false, 0, NULL, 0));
static int zb35q01a_ooblayout_ecc(struct mtd_info *mtd, int section,
struct mtd_oob_region *region)
{
if (section > 3)
return -ERANGE;
region->offset = (16 * section) + 3;
region->length = 13;
return 0;
}
static int zb35q01a_ooblayout_free(struct mtd_info *mtd, int section,
struct mtd_oob_region *region)
{
if (section > 3)
return -ERANGE;
region->offset = (16 * section) + 1;
region->length = 2;
return 0;
}
static const struct mtd_ooblayout_ops zb35q01a_ooblayout = {
.ecc = zb35q01a_ooblayout_ecc,
.free = zb35q01a_ooblayout_free,
};
static int zb35q01a_ecc_get_status(struct spinand_device *spinand,
u8 status)
{
switch (status & STATUS_ECC_MASK) {
case STATUS_ECC_NO_BITFLIPS:
return 0;
case STATUS_ECC_UNCOR_ERROR:
return -EBADMSG;
case STATUS_ECC_HAS_BITFLIPS:
return 4;
case STATUS_ECC_MASK:
return 8;
default:
break;
}
return -EINVAL;
}
static const struct spinand_info zbit_spinand_table[] = {
SPINAND_INFO("ZB35Q01A",
SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x41),
NAND_MEMORG(1, 2048, 64, 64, 1024, 40, 1, 1, 1),
NAND_ECCREQ(8, 512),
SPINAND_INFO_OP_VARIANTS(&read_cache_variants,
&write_cache_variants,
&update_cache_variants),
SPINAND_HAS_QE_BIT,
SPINAND_ECCINFO(&zb35q01a_ooblayout,
zb35q01a_ecc_get_status)),
SPINAND_INFO("ZB35Q04A",
SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x44),
NAND_MEMORG(1, 2048, 128, 64, 4096, 40, 1, 1, 1),
NAND_ECCREQ(8, 528),
SPINAND_INFO_OP_VARIANTS(&read_cache_variants,
&write_cache_variants,
&update_cache_variants),
SPINAND_HAS_QE_BIT,
SPINAND_ECCINFO(&zb35q01a_ooblayout,
zb35q01a_ecc_get_status)),
};
static int zbit_spinand_init(struct spinand_device *spinand)
{
return 0;
}
static void zbit_spinand_cleanup(struct spinand_device *spinand)
{
}
static const struct spinand_manufacturer_ops zbit_spinand_manuf_ops = {
.init = zbit_spinand_init,
.cleanup = zbit_spinand_cleanup
};
const struct spinand_manufacturer zbit_spinand_manufacturer = {
.id = SPINAND_MFR_ZBIT,
.name = "Zbit Semi",
.chips = zbit_spinand_table,
.nchips = ARRAY_SIZE(zbit_spinand_table),
.ops = &zbit_spinand_manuf_ops,
};